

# Proposed Instructions for the RISC-V Base P Extension

## Annex A

### Correspondences with Earlier P Extension Proposal

John Hauser

February 6, 2025

**Warning!** This document is based on a draft proposal and is not an official document of the RISC-V International Association. The Base P extension that is eventually ratified by RISC-V International is liable to differ from this document in many details.

In this document, I show how the instructions from my *Proposed Instructions for the RISC-V Base P Extension* correspond to instructions of the earlier P extension proposal.

This version (014) differs from the previous one (012) by adopting a modified system for naming the new instructions, causing these instruction names to change:

all *.B.B0	→ *.BS	all *.DB.B0	→ *.DBS
all *.H.H0	→ *.HS	all *.DH.H0	→ *.DHS
all *.W.W0	→ *.WS	all *.DW.W	→ *.DWS
PREDSUM.*	→ PREDSUM.*S		
PREDSUMU.*	→ PREDSUMU.*S		
PSEXTB.H	→ PSEXT.H.B	PSEXTB.DH	→ PSEXT.DH.B
PSEXTB.W	→ PSEXT.W.B	PSEXTB.DW	→ PSEXT.DW.B
PSEXTW.W	→ PSEXT.W.H	PSEXTW.DW	→ PSEXT.DW.H
all *.H.BEE	→ *.H.B00	all *.H.BE	→ *.H.B0
all *.H.BEO	→ *.H.B01	all *.H.BO	→ *.H.B1
all *.H.BOO	→ *.H.B11		
all *.W.HEE	→ *.W.H00	all *.W.HE	→ *.W.H0
all *.W.HEO	→ *.W.H01	all *.W.HO	→ *.W.H1
all *.W.HOO	→ *.W.H11		

The tables that follow are organized to list the new proposed instructions in close to the same order as the main document.

# 1 Instructions without multiplications

RV32/RV64 New instruction	Earlier equivalent	RV32/RV64 New instruction	Earlier equivalent
PLI.B	—	PLI.H PLUI.H	— —
PADD.BS PADD.B PSUB.B PSADD.B PSADDU.B PSSUB.B PSSUBU.B PAADD.B PAADDU.B PASUB.B PASUBU.B	ADD8 SUB8 KADD8 UKADD8 KSUB8 UKSUB8 RADD8 URADD8 RSUB8 URSUB8	PADD.HS PADD.H PSUB.H PSADD.H PSADDU.H PSSUB.H PSSUBU.H PAADD.H PAADDU.H PASUB.H PASUBU.H	ADD16 SUB16 KADD16 UKADD16 KSUB16 UKSUB16 RADD16 URADD16 RSUB16 URSUB16
		PSH1ADD.H PSSH1SADD.H	— —
		PAS.HX PSA.HX PSAS.HX PSSA.HX PAAS.HX PASA.HX	CRAS16 CRSA16 KCRAS16 KCRSA16 RCRAS16 RCRSA16
PDIF.B PDIFU.B PSABS.B	— — KABS8	PDIF.H PDIFU.H PSABS.H	— — KABS16
PREDSUM.BS PREDSUMU.BS	— —	PREDSUM.HS PREDSUMU.HS	— —
PDIFSUMU.B PDIFSUMAU.B	PBSAD PBSADA		

RV32		RV64		RV64	
New instruction	Earlier equivalent	New instruction	Earlier equivalent	New instruction	Earlier equivalent
		PLI.W PLUI.W	— —		
SADD SADDU SSUB SSUBU AADD AADDU ASUB ASUBU	KADDW UKADDW KSUBW UKSUBW RADDW URADDW RSUBW URSUBW	PADD.WS PADD.W PSUB.W PSADD.W PSADDU.W PSSUB.W PSSUBU.W PAADD.W PAADDU.W PASUB.W PASUBU.W	ADD32 SUB32 KADD32 UKADD32 KSUB32 UKSUB32 RADD32 URADD32 RSUB32 URSUB32		
SH1ADD SSH1SADD	— —	PSH1ADD.W PSSH1SADD.W	— —	SH1ADD	—
		PAS.WX PSA.WX PSAS.WX PSSA.WX PAAS.WX PASA.WX	CRAS32 CRSA32 KCRAS32 KCRSA32 RCRAS32 RCRSA32		
		PREDSUM.WS PREDSUMU.WS	— —		

RV32/RV64 New instruction	Earlier equivalent	RV32/RV64 New instruction	Earlier equivalent
		PSEXT.H.B	SUNPKD820
PSLLI.B PSLL.BS PSRLI.B PSRL.BS PSRAI.B PSRA.BS	SLLI8 — SRLI8 — SRAI8 —	PSATI.H PUSATI.H	SCLIP16 UCLIP16
		PSLLI.H PSLL.HS PSRLI.H PSRL.HS PSRAI.H PSRA.HS	SLLI16 — SRLI16 — SRAI16 —
PMIN.B PMINU.B PMAX.B PMAXU.B	SMIN8 UMIN8 SMAX8 UMAX8	PSSLA.I.H PSRARI.H PSSHA.HS PSSHAR.HS	KSLLI16 SRAI16.u — —
PMSEQ.B PMSLT.B PMSLTU.B	CMPEQ8 SCMPLT8 UCMPLT8	PMIN.H PMINU.H PMAX.H PMAXU.H	SMIN16 UMIN16 SMAX16 UMAX16
		PMSEQ.H PMSLT.H PMSLTU.H	CMPEQ16 SCMPLT16 UCMPLT16
RV32 New instruction	Earlier equivalent	RV64 New instruction	Earlier equivalent
SATI USATI	SCLIP32 UCLIP32	PSEXT.W.B PSEXT.W.H PSATI.W PUSATI.W	— — SCLIP32 UCLIP32
		PSLLI.W PSLL.WS PSRLI.W PSRL.WS PSRAI.W PSRA.WS	SLLI32 SLL32 SRLI32 SRL32 SRAI32 SRA32
SSLAI SRARI SSHA SSHAR	KSLLIW SRAI.u — —	PSSLA.I.W PSRARI.W PSSHA.WS PSSHAR.WS	KSLLI32 SRAI32.u — —
MIN MINU MAX MAXU	MIN MINU MAX MAXU	PMIN.W PMINU.W PMAX.W PMAXU.W	SMIN32 UMIN32 SMAX32 UMAX32
MSEQ MSLT MSLTU	— — —	PMSEQ.W PMSLT.W PMSLTU.W	— — —
RV64 New instruction	Earlier equivalent	RV64 New instruction	Earlier equivalent
SATI USATI	— —	SRARI SSHA SHAR	SRAI.u — —
		MIN MINU MAX MAXU	MIN MINU MAX MAXU

RV32/RV64	
New instruction	Earlier equivalent
PPACK.H	—
PPACKBT.H	—
PPACKTB.H	—
PPACKT.H	—
REV8	—

RV32		RV64		RV64	
New instruction	Earlier equivalent	New instruction	Earlier equivalent	New instruction	Earlier equivalent
PACK	PACK	PPACK.W	PKBB16 (*1)	PACK	PACK
PACKBT	PKTB16 (*1)	PPACKBT.W	PKTB16 (*1)	PACKBT	PKTB32 (*1)
PACKTB	PKBT16 (*1)	PPACKTB.W	PKBT16 (*1)	PACKTB	PKBT32 (*1)
PACKT	PACKU	PPACKT.W	PKTT16 (*1)	PACKT	PACKU
		REV16	—		

(\*1) Swap the source operands.

RV64		RV64	
New instruction	Earlier equivalent	New instruction	Earlier equivalent
ZIP8P	—	ZIP16P	—
ZIP8HP	—	ZIP16HP	—
UNZIP8P	—	UNZIP16P	—
UNZIP8HP	—	UNZIP16HP	—

RV32/RV64		RV64	
New instruction	Earlier equivalent	New instruction	Earlier equivalent
ABS	—	ABSW	≈ KABSW (*4)
CLZ	CLZ	CLZW	—
CLS	—	CLSW	—
REV	REV		
SLX	—		
SRX	—		
MVM	≈ CMIX (*1)		
MVMN	≈ CMIX (*2)		
MERGE	≈ CMIX (*3)		

(\*1) New MVM is the same as earlier CMIX with source operand rs3 = rd.

(\*2) New MVMN  $d,a,b$  = earlier CMIX  $d,b,d,a$  (that is, with CMIX's rs1, rs2, and rs3 operands = MVMN's rd, rs2, and rs1, respectively).

(\*3) New MERGE  $d,a,b$  = earlier CMIX  $d,d,b,a$  (that is, with CMIX's rs1, rs2, and rs3 operands = MERGE's rs2, rd, and rs1, respectively).

(\*4) The new ABSW gives an unsigned result, while the earlier KABSW delivers a signed result, with saturation.

RV32, register-pair destination			Earlier equivalent
New instruction			
PWADD.B	PWADD.H	WADD	
PWADDA.B	PWADDA.H	WADDA	
PWADDU.B	PWADDU.H	WADDU	
PWADDAU.B	PWADDAU.H	WADDAU	
PWSUB.B	PWSUB.H	WSUB	
PWSUBA.B	PWSUBA.H	WSUBA	
PWSUBU.B	PWSUBU.H	WSUBU	
PWSUBAU.B	PWSUBAU.H	WSUBAU	
PWSLLI.B	PWSLLI.H	WSLLI	
PWSLL.BS	PWSLL.HS	WSLL	
PWSLAI.B	PWSLAI.H	WSLAI	
PWSLA.BS	PWSLA.HS	WSLA	
WZIP8P	WZIP16P		<i>none</i>

RV32, register-pair operands			Earlier equivalent
New instruction			
PLI.DB	PLI.DH PLUI.DH		<i>none</i>
PADD.DB	PADD.DH	PADD.DW	
PSUB.DB	PSUB.DH	PSUB.DW	
PSADD.DB	PSADD.DH	PSADD.DW	
PSADDU.DB	PSADDU.DH	PSADDU.DW	
PSSUB.DB	PSSUB.DH	PSSUB.DW	
PSSUBU.DB	PSSUBU.DH	PSSUBU.DW	
PAADD.DB	PAADD.DH	PAADD.DW	
PAADDU.DB	PAADDU.DH	PAADDU.DW	
PASUB.DB	PASUB.DH	PASUB.DW	
PASUBU.DB	PASUBU.DH	PASUBU.DW	
	PSH1ADD.DH PSSH1SADD.DH	PSH1ADD.DW PSSH1SADD.DW	
	PAS.DHX PSA.DHX PSAS.DHX PSSA.DHX PAAS.DHX PASA.DHX		
PDIF.DB	PDIF.DH		
PDIFU.DB	PDIFU.DH		
PSABS.DB	PSABS.DH		

RV32, register-pair operands		RV32, register-pair first source (only)		Earlier equivalent
New instruction	Earlier equivalent	New instruction	Earlier equivalent	
ADDDB	ADD64	PREDSUM.DBS	PREDSUM.DHS	
SUBDB	SUB64	PREDSUMU.DBS	PREDSUMU.DHS	<i>none</i>

RV32, register-pair operands			Earlier equivalent
New instruction			
	PSEXT.DH.B	PSEXT.DW.B	
		PSEXT.DW.H	
	PSATI.DH	PSATI.DW	
	PUSATI.DH	PUSATI.DW	
PSLLI.DB	PSLLI.DH	PSLLI.DW	
PSRLI.DB	PSRLI.DH	PSRLI.DW	
PSRAI.DB	PSRAI.DH	PSRAI.DW	
	PSSLAI.DH	PSSLAI.DW	
	PSRARI.DH	PSRARI.DW	
PMIN.DB	PMIN.DH	PMIN.DW	
PMINU.DB	PMINU.DH	PMINU.DW	
PMAX.DB	PMAX.DH	PMAX.DW	
PMAXU.DB	PMAXU.DH	PMAXU.DW	
PMSEQ.DB	PMSEQ.DH	PMSEQ.DW	
PMSLT.DB	PMSLT.DH	PMSLT.DW	
PMSLTU.DB	PMSLTU.DH	PMSLTU.DW	

RV32, register-pair first source and destination			Earlier equivalent
New instruction			
PADD.DBS	PADD.DHS	PADD.DWS	
PSLL.DBS	PSLL.DHS	PSLL.DWS	
PSRL.DBS	PSRL.DHS	PSRL.DWS	
PSRA.DBS	PSRA.DHS	PSRA.DWS	
	PSSHA.DHS	PSSHA.DWS	
	PSSHAR.DHS	PSSHAR.DWS	

RV32, register-pair operands			Earlier equivalent
New instruction			
PPACK.DH	PPACK.DW		
PPACKBT.DH	PPACKBT.DW		
PPACKTB.DH	PPACKTB.DW		
PPACKT.DH	PPACKT.DW		

RV32, register-pair first source (only)			Earlier equivalent
New instruction			
PNSRLLI.B	PNSRLLI.H	NSRLI	<i>none</i>
PNSRL.BS	PNSRL.HS	NSRL	
PNSRAI.B	PNSRAI.H	NSRAI	
PNSRA.BS	PNSRA.HS	NSRA	
PNSRARI.B	PNSRARI.H	NSRARI	
PNSRAR.BS	PNSRAR.HS	NSRAR	
PNCLIPPI.B	PNCLIPPI.H	NCLIPPI	
PNCLIP.BS	PNCLIP.HS	NCLIP	
PNCLIPRI.B	PNCLIPRI.H	NCLIPRI	
PNCLIPR.BS	PNCLIPR.HS	NCLIPR	
PNCLIPIU.B	PNCLIPIU.H	NCLIPIU	
PNCLIPU.BS	PNCLIPU.HS	NCLIPU	
PNCLIPRIU.B	PNCLIPRIU.H	NCLIPRIU	
PNCLIPRU.BS	PNCLIPRU.HS	NCLIPRU	

## 2 Instructions that perform multiplications

RV32/RV64 New instruction	Earlier equivalent
PMULH.H	—
PMULHR.H	—
PMULHSU.H	—
PMULHRSU.H	—
PMULHU.H	—
PMULHRU.H	—
PMULQ.H	KHM16
PMULQR.H	—
PMHACC.H	—
PMHRACC.H	—
PMHACCSU.H	—
PMHRACCSU.H	—
PMHACCU.H	—
PMHRACCU.H	—

RV32 New instruction	Earlier equivalent	RV64 New instruction	Earlier equivalent
MULHR	SMMUL.u	PMULH.W	SMMUL
MULHRSU	—	PMULHR.W	SMMUL.u
MULHRU	—	PMULHSU.W	—
MULQ	KWMMUL	PMULHRSU.W	—
MULQR	KWMMUL.u	PMULHU.W	—
MHACC	≈ KMMAC (*1)	PMULHRU.W	—
MHRACC	≈ KMMAC.u (*1)	PMULQ.W	KWMMUL
MHACCSU	—	PMULQR.W	KWMMUL.u
MHRACCSU	—	PMHACC.W	≈ KMMAC (*1)
MHACCU	—	PMHRACC.W	≈ KMMAC.u (*1)
MHRACCU	—	PMHACCSU.W	—
		PMHRACCSU.W	—
		PMHACCU.W	—
		PMHRACCU.W	—

(\*1) The new instruction does not saturate the addition, while the earlier instruction does.

RV32		RV64	
New instruction	Earlier equivalent	New instruction	Earlier equivalent
MQACC.Hnn	—	PMQACC.W.Hnn	—
MQRACC.Hnn	—	PMQRACC.W.Hnn	—
RV32/RV64		RV64	
New instruction	Earlier equivalent	New instruction	Earlier equivalent
PMQ2ADD.H	—	MQACC.Wnn	—
PMQ2ADDA.H	—	MQRACC.Wnn	—
PMQR2ADD.H	—	PMQ2ADD.W	—
PMQR2ADDA.H	—	PMQ2ADDA.W	—
RV32/RV64		PMQR2ADD.W	—
New instruction	Earlier equivalent	PMQR2ADDA.W	—
PMUL.H.Bnn	—	RV64	
PMULSU.H.Bnn	—	New instruction	Earlier equivalent
PMULU.H.Bnn	—	PMUL.W.Hnn	SMpp16 (*1)
MUL.Hnn	SMpp16 (*1)	PMULSU.W.Hnn	—
MULSU.Hnn	—	PMULU.W.Hnn	—
MULU.Hnn	—	PMACC.W.Hnn	≈ KMApP (*1, 3)
MACC.Hnn	≈ KMApP (*1, 3)	PMACCSU.W.Hnn	—
MACCSU.Hnn	—	PMACCU.W.Hnn	—
MACCU.Hnn	—	RV64	
RV32/RV64		New instruction	Earlier equivalent
New instruction	Earlier equivalent	MUL.Wnn	SMpp32 (*1)
PM2ADD.H	≈ KMDA (*3)	MULSU.Wnn	—
PM2ADDA.H	≈ KMADA (*3)	MULU.Wnn	≈ MULR64 (*4)
PM2ADDSU.H	—	MACC.Wnn	≈ KMApP32 (*1, 3)
PM2ADDASU.H	—	MACCSU.Wnn	—
PM2ADDU.H	—	MACCU.Wnn	—
PM2ADDAU.H	—	PM2ADD.W	≈ KMDA32 (*3)
PM2ADD.HX	≈ KMXDA (*3)	PM2ADDA.W	SMAR64
PM2ADDA.HX	≈ KMAXDA (*3)	PM2ADDSU.W	—
PM2SADD.H	KMDA	PM2ADDASU.W	—
PM2SADD.HX	KMXDA	PM2ADDU.W	—
PM2SUB.H	SMDRS	PM2ADDAU.W	UMAR64
PM2SUBA.H	≈ KMADRS (*3)	PM2ADD.WX	≈ KMXDA32 (*3)
PM2SUB.HX	SMXDS (*2)	PM2ADDA.WX	≈ KMAXDA32 (*3)
PM2SUBA.HX	≈ KMAXDS (*2, 3)	PM2SUB.W	SMDRS32
		PM2SUBA.W	≈ KMADRS32 (*3)
		PM2SUB.WX	SMXDS32 (*2)
		PM2SUBA.WX	≈ KMAXDS32 (*2, 3)

- (\*1) For the sub-elements to select from each source element, the earlier instruction has  $p$  being ‘B’ or ‘T’, corresponding to an  $n$  of ‘0’ or ‘1’.
- (\*2) Swap the source operands.
- (\*3) The new instruction does not saturate the addition(s), while the earlier instruction does.
- (\*4) The earlier MULR64 is the same as the new MULU.W00 only.

RV32/RV64	
New instruction	Earlier equivalent
PM4ADD.B	—
PM4ADDA.B	SMAQA
PM4ADDSU.B	—
PM4ADDASU.B	SMAQA.SU
PM4ADDU.B	—
PM4ADDAU.B	UMAQA

RV64	
New instruction	Earlier equivalent
PM4ADD.H	—
PM4ADDA.H	SMALDA
PM4ADDSU.H	—
PM4ADDASU.H	—
PM4ADDU.H	—
PM4ADDAU.H	—

RV32/RV64	
New instruction	Earlier equivalent
PMULH.H.B $n$	—
PMULHSU.H.B $n$	—
PMHACC.H.B $n$	—
PMHACCSU.H.B $n$	—

RV32	
New instruction	Earlier equivalent
MULH.H $n$	SMMW $p$ (*1)
MULHSU.H $n$	—
MHACC.H $n$	$\approx$ KMMAW $p$ (*1, 2)
MHACCSU.H $n$	—

RV64	
New instruction	Earlier equivalent
PMULH.W.H $n$	SMMW $p$ (*1)
PMULHSU.W.H $n$	—
PMHACC.W.H $n$	$\approx$ KMMAW $p$ (*1, 2)
PMHACCSU.W.H $n$	—

- (\*1) For the sub-elements to select from the second operand, the earlier instruction has  $p$  being ‘B’ or ‘T’, corresponding to an  $n$  of ‘0’ or ‘1’.
- (\*2) The new instruction does not saturate the addition, while the earlier instruction does.

RV32 register-pair destination	
New instruction	Earlier equivalent
PWMUL.B	SMUL8
PWMULSU.B	—
PWMULU.B	UMUL8

RV32 register-pair destination	
New instruction	Earlier equivalent
PMQWACC.H	—
PMQRWACC.H	—
PWMUL.H	SMUL16
PWMULSU.H	—
PWMULU.H	UMUL16
PWMACC.H	—
PWMACCSU.H	—
PWMACCU.H	—
PM2WADD.H	—
PM2WADDA.H	SMALDA
PM2WADDSU.H	—
PM2WADDASU.H	—
PM2WADDU.H	—
PM2WADDAU.H	—
PM2WADD.HX	—
PM2WADDA.HX	SMALXDA
PM2WSUB.H	—
PM2WSUBA.H	SMALDRS
PM2WSUB.HX	—
PM2WSUBA.HX	SMALXDS (*1)

RV32 register-pair destination	
New instruction	Earlier equivalent
MQWACC	—
MQRWACC	—
WMUL	MULSR64
WMULSU	—
WMULU	MULR64
WMACC	SMAR64
WMACCSU	—
WMACCU	UMAR64

(\*1) Swap the source operands.