

Proposed Instructions for the RISC-V Base P Extension

Annex A

Correspondences with Earlier P Extension Proposal

John Hauser

March 20, 2026

Warning! This document is based on a draft proposal and is not an official document of the RISC-V International Association. The Base P extension that is eventually ratified by RISC-V International is liable to differ from this document in many details.

In this document, I show how the instructions from my *Proposed Instructions for the RISC-V Base P Extension* correspond to instructions of the earlier P extension proposal.

This version (020) differs from the previous one (018) by removing from the tables instructions that are in extensions Zba and Zbb (such as CLZ, MIN, REV8, and SH1ADD), and by adding these new instructions:

- SHL instructions (shift left or right, logical) that are unsigned versions of the SHA instructions (shift left or right, arithmetic); and
- for RV64 only, ‘P’-suffix versions of PNCLIP instructions that are similar to RV32 PNCLIP instructions without shifting or rounding.

The complete set of instructions added for RV32 are:

PSSHL.HS	SSHL	PSSHL.DHS	PSSHL.DWS
PSSHLR.HS	SSHLR	PSSHLR.DHS	PSSHLR.DWS

And for RV64:

PSSHL.HS	PSSHL.WS	SHL	PNCLIPP.B	PNCLIPP.H	PNCLIPP.W
PSSHLR.HS	PSSHLR.WS	SHLR	PNCLIPUP.B	PNCLIPUP.H	PNCLIPUP.W

Also, approximate correspondences between new and earlier shift instructions are now indicated where they were not before.

The tables that follow are organized to list the new proposed instructions in close to the same order as the main document.

1 Instructions without multiplications

RV32/RV64		RV32/RV64	
New instruction	Earlier equivalent	New instruction	Earlier equivalent
PLI.B	—	PLI.H	—
		PLUI.H	—
PADD.BS	—	PADD.HS	—
PADD.B	ADD8	PADD.H	ADD16
PSUB.B	SUB8	PSUB.H	SUB16
PSADD.B	KADD8	PSADD.H	KADD16
PSADDU.B	UKADD8	PSADDU.H	UKADD16
PSSUB.B	KSUB8	PSSUB.H	KSUB16
PSSUBU.B	UKSUB8	PSSUBU.H	UKSUB16
PAADD.B	RADD8	PAADD.H	RADD16
PAADDU.B	URADD8	PAADDU.H	URADD16
PASUB.B	RSUB8	PASUB.H	RSUB16
PASUBU.B	URSUB8	PASUBU.H	URSUB16
		PSH1ADD.H	—
		PSSH1SADD.H	—
		PAS.HX	CRAS16
		PSA.HX	CRSA16
		PSAS.HX	KCRAS16
		PSSA.HX	KCRSA16
		PAAS.HX	RCRAS16
		PASA.HX	RCRSA16
PABD.B	—	PABD.H	—
PABDU.B	—	PABDU.H	—
PSABS.B	KABS8	PSABS.H	KABS16
PREDSUM.BS	—	PREDSUM.HS	—
PREDSUMU.BS	—	PREDSUMU.HS	—
PABDSUMU.B	PBSAD		
PABDSUMAU.B	PBSADA		

RV32	
New instruction	Earlier equivalent
SADD SADDU SSUB SSUBU AADD AADDU ASUB ASUBU	KADDW UKADDW KSUBW UKSUBW RADDW URADDW RSUBW URSUBW
SSH1SADD	—

RV64	
New instruction	Earlier equivalent
PLI.W PLUI.W	— —
PADD.WS PADD.W PSUB.W PSADD.W PSADDU.W PSSUB.W PSSUBU.W PAADD.W PAADDU.W PASUB.W PASUBU.W	— ADD32 SUB32 KADD32 UKADD32 KSUB32 UKSUB32 RADD32 URADD32 RSUB32 URSUB32
PSH1ADD.W PSSH1SADD.W	— —
PAS.WX PSA.WX PSAS.WX PSSA.WX PAAS.WX PASA.WX	CRAS32 CRSA32 KCRAS32 KCRSA32 RCRAS32 RCRSA32
PREDSUM.WS PREDSUMU.WS	— —

RV32/RV64		RV32/RV64	
New instruction	Earlier equivalent	New instruction	Earlier equivalent
		PSEXT.H.B	SUNPKD820
		PSATI.H PUSATI.H	SCLIP16 UCLIP16
PSLLI.B PSLL.BS PSRLI.B PSRL.BS PSRAI.B PSRA.BS	SLLI8 ≈ SLL8 (*1) SRLI8 ≈ SRL8 (*1) SRAI8 ≈ SRA8 (*1)	PSLLI.H PSLL.HS PSRLI.H PSRL.HS PSRAI.H PSRA.HS	SLLI16 ≈ SLL16 (*1) SRLI16 ≈ SRL16 (*1) SRAI16 ≈ SRA16 (*1)
		PSSHL.HS PSSHLR.HS PSSLAI.H PSRARI.H PSSHA.HS PSSHAR.HS	— — KSLLI16 SRAI16.u ≈ KSLRA16 (*2) ≈ KSLRA16.u (*2)
PMIN.B PMINU.B PMAX.B PMAXU.B	SMIN8 UMIN8 SMAX8 UMAX8	PMIN.H PMINU.H PMAX.H PMAXU.H	SMIN16 UMIN16 SMAX16 UMAX16
PMSEQ.B PMSLT.B PMSLTU.B	CMPEQ8 SCMPLT8 UCMPLT8	PMSEQ.H PMSLT.H PMSLTU.H	CMPEQ16 SCMPLT16 UCMPLT16

(*1) The new instruction takes the shift distance from the bottom 5 bits of the second source operand, while the earlier instruction looks at only the bottom 3 bits (SLL8, SRL8, SRA8) or bottom 4 bits (SLL16, SRL16, SRA16).

(*1) The new instruction takes the signed shift distance from the bottom 8 bits (one byte) of the second source operand, while the earlier instruction looks at only the bottom 5 bits.

RV32		RV64		RV64	
New instruction	Earlier equivalent	New instruction	Earlier equivalent	New instruction	Earlier equivalent
SATI USATI	SCLIP32 UCLIP32	PSEXT.W.B PSEXT.W.H PSATI.W PUSATI.W	— — SCLIP32 UCLIP32	SATI USATI	— —
		PSELLI.W PSELL.WS PSRLI.W PSRL.WS PSRAI.W PSRA.WS	SLLI32 SLL32 SRLI32 SRL32 SRAI32 SRA32		
SSHL SSHRLR SSLAI SRARI SSHA SSHAR	— — KSLLIW SRAI.u ≈ KSLRAW (*1) ≈ KSLRAW.u (*1)	PSSHL.WS PSSHRLR.WS PSSLA.I.W PSRARI.W PSSHA.WS PSSHAR.WS	— — KSLLI32 SRAI32.u ≈ KSLRA32 (*1) ≈ KSLRA32.u (*1)	SHL SHLR SRARI SHA SHAR	— — SRAI.u — —
		PMIN.W PMINU.W PMAX.W PMAXU.W	SMIN32 UMIN32 SMAX32 UMAX32		
MSEQ MSLT MSLTU	— — —	PMSEQ.W PMSLT.W PMSLTU.W	— — —		

(*1) The new instruction takes the signed shift distance from the bottom 8 bits (one byte) of the second source operand, while the earlier instruction looks at only the bottom 6 bits.

RV32/RV64		RV32/RV64		RV64	
New instruction	Earlier equivalent	New instruction	Earlier equivalent	New instruction	Earlier equivalent
PPAIRE.B	—	PPAIRE.H	PKBB16 (*1)	PPAIREO.W	PKTB32 (*1)
PPAIREO.B	—	PPAIREO.H	PKTB16 (*1)	PPAIROE.W	PKBT32 (*1)
PPAIROE.B	—	PPAIROE.H	PKBT16 (*1)	PPAIRO.W	PACKU
PPAIRO.B	—	PPAIRO.H	PKTT16 (*1)		
		PACK	PACK		

(*1) Swap the source operands.

RV64		RV64		RV64	
New instruction	Earlier equivalent	New instruction	Earlier equivalent	New instruction	Earlier equivalent
		REV16	—		
ZIP8P	—	ZIP16P	—		
ZIP8HP	—	ZIP16HP	—		
UNZIP8P	—	UNZIP16P	—		
UNZIP8HP	—	UNZIP16HP	—		
PNCLIPP.B	—	PNCLIPP.H	—	PNCLIPP.H	—
PNCLIPUP.B	—	PNCLIPUP.H	—	PNCLIPUP.H	—

RV32/RV64		RV64	
New instruction	Earlier equivalent	New instruction	Earlier equivalent
ABS	—	ABSW	\approx KABSW (*4)
CLS	—	CLSW	—
REV	REV		
SLX	—		
SRX	—		
MVM	\approx CMIX (*1)		
MVMN	\approx CMIX (*2)		
MERGE	\approx CMIX (*3)		

(*1) New MVM is the same as earlier CMIX with source operand $rs3 = rd$.

(*2) New MVMN $d,a,b =$ earlier CMIX d,b,d,a (that is, with CMIX's $rs1, rs2,$ and $rs3$ operands = MVMN's $rd, rs2,$ and $rs1,$ respectively).

(*3) New MERGE $d,a,b =$ earlier CMIX d,d,b,a (that is, with CMIX's $rs1, rs2,$ and $rs3$ operands = MERGE's $rs2, rd,$ and $rs1,$ respectively).

(*4) The new ABSW gives an unsigned result, while the earlier KABSW delivers a signed result, with saturation.

RV32, register-pair destination			Earlier equivalent	
New instruction				
PWADD.B	PWADD.H	WADD	<i>none</i>	
PWADDA.B	PWADDA.H	WADDA		
PWADDU.B	PWADDU.H	WADDU		
PWADDAU.B	PWADDAU.H	WADDAU		
PWSUB.B	PWSUB.H	WSUB		
PWSUBA.B	PWSUBA.H	WSUBA		
PWSUBU.B	PWSUBU.H	WSUBU		
PWSUBAU.B	PWSUBAU.H	WSUBAU		
PWSLLI.B	PWSLLI.H	WSLLI		
PWSLL.BS	PWSLL.HS	WSLL		
PWSLAI.B	PWSLAI.H	WSLAI		
PWSLA.BS	PWSLA.HS	WSLA		
WZIP8P	WZIP16P			<i>none</i>

RV32, register-pair operands			Earlier equivalent
New instruction			
PLI.DB	PLI.DH PLUI.DH		<i>none</i>
PADD.DB	PADD.DH	PADD.DW	
PSUB.DB	PSUB.DH	PSUB.DW	
PSADD.DB	PSADD.DH	PSADD.DW	
PSADDU.DB	PSADDU.DH	PSADDU.DW	
PSSUB.DB	PSSUB.DH	PSSUB.DW	
PSSUBU.DB	PSSUBU.DH	PSSUBU.DW	
PAADD.DB	PAADD.DH	PAADD.DW	
PAADDU.DB	PAADDU.DH	PAADDU.DW	
PASUB.DB	PASUB.DH	PASUB.DW	
PASUBU.DB	PASUBU.DH	PASUBU.DW	
	PSH1ADD.DH	PSH1ADD.DW	
	PSSH1SADD.DH	PSSH1SADD.DW	
	PAS.DHX		
	PSA.DHX		
	PSAS.DHX		
	PSSA.DHX		
	PAAS.DHX		
	PASA.DHX		
PABD.DB	PABD.DH		
PABDU.DB	PABDU.DH		
PSABS.DB	PSABS.DH		

RV32, register-pair operands	
New instruction	Earlier equivalent
ADDD	ADD64
SUBD	SUB64

RV32, register-pair first source (only)		
New instruction		Earlier equivalent
PREDSUM.DBS	PREDSUM.DHS	<i>none</i>
PREDSUMU.DBS	PREDSUMU.DHS	

RV32, register-pair operands			Earlier equivalent
New instruction			
	PSEXT.DH.B	PSEXT.DW.B PSEXT.DW.H	<i>none</i>
	PSATI.DH	PSATI.DW	
	PUSATI.DH	PUSATI.DW	
PSLLI.DB	PSLLI.DH	PSLLI.DW	
PSRLI.DB	PSRLI.DH	PSRLI.DW	
PSRAI.DB	PSRAI.DH	PSRAI.DW	
	PSSLAI.DH	PSSLAI.DW	
	PSRARI.DH	PSRARI.DW	
PMIN.DB	PMIN.DH	PMIN.DW	
PMINU.DB	PMINU.DH	PMINU.DW	
PMAX.DB	PMAX.DH	PMAX.DW	
PMAXU.DB	PMAXU.DH	PMAXU.DW	
PMSEQ.DB	PMSEQ.DH	PMSEQ.DW	
PMSLT.DB	PMSLT.DH	PMSLT.DW	
PMSLTU.DB	PMSLTU.DH	PMSLTU.DW	

RV32, register-pair first source and destination			Earlier equivalent
New instruction			
PADD.DBS	PADD.DHS	PADD.DWS	<i>none</i>
PSLL.DBS	PSLL.DHS	PSLL.DWS	
PSRL.DBS	PSRL.DHS	PSRL.DWS	
PSRA.DBS	PSRA.DHS	PSRA.DWS	
	PSSHL.DHS	PSSHA.DWS	
	PSSHRLR.DHS	PSSHRLR.DWS	
	PSSHA.DHS	PSSHA.DWS	
	PSSHAR.DHS	PSSHAR.DWS	

RV32, register-pair operands		Earlier equivalent
New instruction		
PPAIRE.DB	PPAIRE.DH	<i>none</i>
PPAIREO.DB	PPAIREO.DH	
PPAIROE.DB	PPAIROE.DH	
PPAIRO.DB	PPAIRO.DH	

RV32, register-pair first source (only)			Earlier equivalent
New instruction			
PNSRLI.B	PNSRLI.H	NSRLI	<i>none</i>
PNSRL.BS	PNSRL.HS	NSRL	
PNSRAI.B	PNSRAI.H	NSRAI	
PNSRA.BS	PNSRA.HS	NSRA	
PNSRARI.B	PNSRARI.H	NSRARI	
PNSRAR.BS	PNSRAR.HS	NSRAR	
PNCLIP.BS	PNCLIP.HS	NCLIP	
PNCLIPRI.B	PNCLIPRI.H	NCLIPRI	
PNCLIPR.BS	PNCLIPR.HS	NCLIPR	
PNCLIPUI.B	PNCLIPUI.H	NCLIPUI	
PNCLIPU.BS	PNCLIPU.HS	NCLIPU	
PNCLIPRIU.B	PNCLIPRIU.H	NCLIPRIU	
PNCLIPRU.BS	PNCLIPRU.HS	NCLIPRU	

2 Instructions that perform multiplications

RV32/RV64	
New instruction	Earlier equivalent
PMULH.H	—
PMULHR.H	—
PMULHSU.H	—
PMULHRSU.H	—
PMULHU.H	—
PMULHRU.H	—
PMULQ.H	KHM16
PMULQR.H	—
PMHACC.H	—
PMHRACC.H	—
PMHACCSU.H	—
PMHRACCSU.H	—
PMHACCU.H	—
PMHRACCU.H	—

RV32	
New instruction	Earlier equivalent
MULHR	SMMUL.u
MULHRSU	—
MULHRU	—
MULQ	KWMMUL
MULQR	KWMMUL.u
MHACC	≈ KMMAC (*1)
MHRACC	≈ KMMAC.u (*1)
MHACCSU	—
MHRACCSU	—
MHACCU	—
MHRACCU	—

RV64	
New instruction	Earlier equivalent
PMULH.W	SMMUL
PMULHR.W	SMMUL.u
PMULHSU.W	—
PMULHRSU.W	—
PMULHU.W	—
PMULHRU.W	—
PMULQ.W	KWMMUL
PMULQR.W	KWMMUL.u
PMHACC.W	≈ KMMAC (*1)
PMHRACC.W	≈ KMMAC.u (*1)
PMHACCSU.W	—
PMHRACCSU.W	—
PMHACCU.W	—
PMHRACCU.W	—

(*1) The new instruction does not saturate the addition, while the earlier instruction does.

RV32	
New instruction	Earlier equivalent
MQACC.Hnn	—
MQRACC.Hnn	—

RV64	
New instruction	Earlier equivalent
PMQACC.W.Hnn	—
PMQRACC.W.Hnn	—

RV32/RV64	
New instruction	Earlier equivalent
PMQ2ADD.H	—
PMQ2ADDA.H	—
PMQR2ADD.H	—
PMQR2ADDA.H	—

RV64	
New instruction	Earlier equivalent
MQACC.Wnn	—
MQRACC.Wnn	—
PMQ2ADD.W	—
PMQ2ADDA.W	—
PMQR2ADD.W	—
PMQR2ADDA.W	—

RV32/RV64	
New instruction	Earlier equivalent
PMUL.H.Bnn	—
PMULSU.H.Bnn	—
PMULU.H.Bnn	—

RV64	
New instruction	Earlier equivalent
PMUL.W.Hnn	SMpp16 (*1)
PMULSU.W.Hnn	—
PMULU.W.Hnn	—
PMACC.W.Hnn	≈ KMApp (*1, 3)
PMACCSU.W.Hnn	—
PMACCU.W.Hnn	—

RV32	
New instruction	Earlier equivalent
MUL.Hnn	SMpp16 (*1)
MULSU.Hnn	—
MULU.Hnn	—
MACC.Hnn	≈ KMApp (*1, 3)
MACCSU.Hnn	—
MACCU.Hnn	—

RV64	
New instruction	Earlier equivalent
MUL.Wnn	SMpp32 (*1)
MULSU.Wnn	—
MULU.Wnn	≈ MULR64 (*4)
MACC.Wnn	≈ KMApp32 (*1, 3)
MACCSU.Wnn	—
MACCU.Wnn	—

RV32/RV64	
New instruction	Earlier equivalent
PM2ADD.H	≈ KMDA (*3)
PM2ADDA.H	≈ KMADA (*3)
PM2ADDSU.H	—
PM2ADDASU.H	—
PM2ADDU.H	—
PM2ADDAU.H	—
PM2ADD.HX	≈ KMXDA (*3)
PM2ADDA.HX	≈ KMAXDA (*3)
PM2SADD.H	KMDA
PM2SADD.HX	KMXDA
PM2SUB.H	SMDRS
PM2SUBA.H	≈ KMADRS (*3)
PM2SUB.HX	SMXDS (*2)
PM2SUBA.HX	≈ KMAXDS (*2, 3)

PM2ADD.W	≈ KMDA32 (*3)
PM2ADDA.W	SMAR64
PM2ADDSU.W	—
PM2ADDASU.W	—
PM2ADDU.W	—
PM2ADDAU.W	UMAR64
PM2ADD.WX	≈ KMXDA32 (*3)
PM2ADDA.WX	≈ KMAXDA32 (*3)
PM2SUB.W	SMDRS32
PM2SUBA.W	≈ KMADRS32 (*3)
PM2SUB.WX	SMXDS32 (*2)
PM2SUBA.WX	≈ KMAXDS32 (*2, 3)

- (*1) For the sub-elements to select from each source element, the earlier instruction has p being ‘B’ or ‘T’, corresponding to an n of ‘0’ or ‘1’.
- (*2) Swap the source operands.
- (*3) The new instruction does not saturate the addition(s), while the earlier instruction does.
- (*4) The earlier MULR64 is the same as the new MULU.W00 only.

RV32/RV64		RV64	
New instruction	Earlier equivalent	New instruction	Earlier equivalent
PM4ADD.B	—	PM4ADD.H	—
PM4ADDA.B	SMAQA	PM4ADDA.H	SMALDA
PM4ADDSU.B	—	PM4ADDSU.H	—
PM4ADDASU.B	SMAQA.SU	PM4ADDASU.H	—
PM4ADDU.B	—	PM4ADDU.H	—
PM4ADDAU.B	UMAQA	PM4ADDAU.H	—

RV32/RV64	
New instruction	Earlier equivalent
PMULH.H. Bn	—
PMULHSU.H. Bn	—
PMHACC.H. Bn	—
PMHACCSU.H. Bn	—

RV32		RV64	
New instruction	Earlier equivalent	New instruction	Earlier equivalent
MULH.H n	SMMW p (*1)	PMULH.W.H n	SMMW p (*1)
MULHSU.H n	—	PMULHSU.W.H n	—
MHACC.H n	\approx KMMAW p (*1, 2)	PMHACC.W.H n	\approx KMMAW p (*1, 2)
MHACCSU.H n	—	PMHACCSU.W.H n	—

- (*1) For the sub-elements to select from the second operand, the earlier instruction has p being ‘B’ or ‘T’, corresponding to an n of ‘0’ or ‘1’.
- (*2) The new instruction does not saturate the addition, while the earlier instruction does.

RV32 register-pair destination	
New instruction	Earlier equivalent
PWMUL.B	SMUL8
PWMULSU.B	—
PWMULU.B	UMUL8

RV32 register-pair destination	
New instruction	Earlier equivalent
PMQWACC.H	—
PMQRWACC.H	—
PWMUL.H	SMUL16
PWMULSU.H	—
PWMULU.H	UMUL16
PWMACC.H	—
PWMACCSU.H	—
PWMACCU.H	—
PM2WADD.H	—
PM2WADDA.H	SMALDA
PM2WADDSU.H	—
PM2WADDASU.H	—
PM2WADDU.H	—
PM2WADDAU.H	—
PM2WADD.HX	—
PM2WADDA.HX	SMALXDA
PM2WSUB.H	—
PM2WSUBA.H	SMALDRS
PM2WSUB.HX	—
PM2WSUBA.HX	SMALXDS (*1)

RV32 register-pair destination	
New instruction	Earlier equivalent
MQWACC	—
MQRWACC	—
WMUL	MULSR64
WMULSU	—
WMULU	MULR64
WMACC	SMAR64
WMACCSU	—
WMACCU	UMAR64

(*1) Swap the source operands.